According to the EKV model, the inversion coefficient, IC, is defined by the ratio of drain current to a specified drain current, IDSspec, where VGS-VT = 2n*kT/q [1]. In order to know the IC, I have to set up a separate testbench to simulate the IDSspec. This is not efficient especially at the initial phase of design which might encounter many changes.
On the other hand, the annotation of the DC operating point provided by Cadence is really helpful. Now we can even have gm/ID annotated beside the transistor (it is called ‘gmoverid’ in the simulator). Hence, a curve showing the gm/ID-IC relationship will be informative, and this Mr.Sansen has [1]! It is plotted in Fig.1.

Fig.1 Gm/ID*nUT versus IC
In order to derive the relationship, we first need to recall the following equations:
Based on the above equations, the gm/ID can be derived:
Now we may have a rough idea of IC based on the annotated gm/ID (assuming nUT is about 35 mV).
gm/ID 25 18 9
IC 0.1 1 10
Reference
[1] W. Sansen, “Minimum power in analog amplifying blocks – presenting a design procedure ”, IEEE Solid-State Circuits Magazine, fall 2015.
Pingback: Current-Mode-Logic (CML) Latch | EveryNano Counts