# Category Archives: Analog Design

## Gm/Id-Design Methodology

Three times of entering a wrong password to access this site… Earlier in 2012, I wrote an introductory post about EKV model and later extended the related topic a little bit in another post – Stay Simple – Square-Law Equation … Continue reading

## Noise Effect On The Probability of Comparator Decision

In the previous post, it is explained why normal distribution with a standard deviation of  is used to characterize the circuit input-referred noise. In this post, we will calculate the probability of comparator decision (High or Low) with the existence of noise. We … Continue reading

Posted in Analog Design | | 1 Comment

## Normal Distribution and Input-Referred Noise

Normal distribution is frequently assumed when we do circuit analysis. Why? Because there is a saying that the sum of a large number of random variables converges to the Normal. Under what condition is this true? The central limit theorem deals with … Continue reading

Posted in Analog Design | | 2 Comments

## Shall We Go for ALL-Digital Solution?

I used to characterize myself as an analoger, enjoying the beauty found from Razavi’s analog CMOS book and Hastings’s layout art book. Then, I became worried of being a pure analoger, because it seems Moore’s law tries to push everything … Continue reading

## An Interesting Tutorial Given by Mr. Matching

Are you familiar with this seminal paper, titled “Matching Properties of MOS Transistors” with the first author Marcel Pelgrom? Yes! Pelgrom, the Mr. Matching! I happened to find an online tutorial dealing with component matching given by him from IDESA. … Continue reading

Posted in Analog Design, MOS Models | | 1 Comment

## A Paper Talking About Circuit Design Trends

As a circuit designer, it’s good to read, to know, or to think about the trends in his/her domain. It was sooo late that I came to realize it ):. However, I, fortunately, anyway, realized its importance and made up … Continue reading