Search In This Blog

Recent Posts
 Leading Simulators for Analog/RF Circuits
 Pulse Generator of Asynchronous SAR ADC
 Ringing in Step Response
 Memos on FFT With Windowing
 Capacitor as a DiscreteTime Resistor
 A Brief Review On the Orders of PLL
 Stabilizing a 2Stage Amplifier
 Gm/ID versus IC
 Go Moderate
 The Calculation of Phase Margin
Categories
 Analog Design (14)
 Biomedical (7)
 Circuit Analysis (3)
 Data Converter (14)
 Matlab (1)
 MOS Models (7)
 RF Design (1)
 Uncategorized (8)
RSS Feeds
Archives
 December 2019 (1)
 April 2018 (1)
 March 2018 (1)
 February 2018 (1)
 October 2017 (1)
 August 2017 (1)
 November 2016 (1)
 August 2016 (3)
 July 2016 (1)
 March 2014 (3)
 July 2013 (1)
 June 2013 (2)
 April 2013 (1)
 December 2012 (3)
 October 2012 (1)
 August 2012 (1)
 July 2012 (2)
 May 2012 (1)
 March 2012 (4)
 February 2012 (2)
 November 2011 (2)
 August 2011 (5)
 July 2011 (1)
 June 2011 (3)
 May 2011 (3)
Blog Stats
 41,514 hits
Category Archives: Analog Design
The Calculation of Phase Margin
Negative feedback is ubiquitous, and the discussion on its stability can be found everywhere. For ease of reference, I will put a memo on the equations to calculate the phase margin. The amplifying system may includes multiple poles: . Neglecting higher … Continue reading
Gm/IdDesign Methodology
Three times of entering a wrong password to access this site… Earlier in 2012, I wrote an introductory post about EKV model and later extended the related topic a little bit in another post – Stay Simple – SquareLaw Equation … Continue reading
Noise Effect On The Probability of Comparator Decision
In the previous post, it is explained why normal distribution with a standard deviation of is used to characterize the circuit inputreferred noise. In this post, we will calculate the probability of comparator decision (High or Low) with the existence of noise. We … Continue reading
Posted in Analog Design
Tagged Normal Distribution, Probability of Comparator Decision, Thermal Noise
1 Comment
Normal Distribution and InputReferred Noise
Normal distribution is frequently assumed when we do circuit analysis. Why? Because there is a saying that the sum of a large number of random variables converges to the Normal. Under what condition is this true? The central limit theorem deals with … Continue reading
Shall We Go for ALLDigital Solution?
I used to characterize myself as an analoger, enjoying the beauty found from Razavi’s analog CMOS book and Hastings’s layout art book. Then, I became worried of being a pure analoger, because it seems Moore’s law tries to push everything … Continue reading
An Interesting Tutorial Given by Mr. Matching
Are you familiar with this seminal paper, titled “Matching Properties of MOS Transistors” with the first author Marcel Pelgrom? Yes! Pelgrom, the Mr. Matching! I happened to find an online tutorial dealing with component matching given by him from IDESA. … Continue reading
Posted in Analog Design, MOS Models
Tagged current factor matching, transistor matching, VT matching
1 Comment
A Paper Talking About Circuit Design Trends
As a circuit designer, it’s good to read, to know, or to think about the trends in his/her domain. It was sooo late that I came to realize it ):. However, I, fortunately, anyway, realized its importance and made up … Continue reading