Search In This Blog

Recent Posts
 Leading Simulators for Analog/RF Circuits
 Pulse Generator of Asynchronous SAR ADC
 Ringing in Step Response
 Memos on FFT With Windowing
 Capacitor as a DiscreteTime Resistor
 A Brief Review On the Orders of PLL
 Stabilizing a 2Stage Amplifier
 Gm/ID versus IC
 Go Moderate
 The Calculation of Phase Margin
Categories
 Analog Design (14)
 Biomedical (7)
 Circuit Analysis (3)
 Data Converter (14)
 Matlab (1)
 MOS Models (7)
 RF Design (1)
 Uncategorized (8)
RSS Feeds
Archives
 December 2019 (1)
 April 2018 (1)
 March 2018 (1)
 February 2018 (1)
 October 2017 (1)
 August 2017 (1)
 November 2016 (1)
 August 2016 (3)
 July 2016 (1)
 March 2014 (3)
 July 2013 (1)
 June 2013 (2)
 April 2013 (1)
 December 2012 (3)
 October 2012 (1)
 August 2012 (1)
 July 2012 (2)
 May 2012 (1)
 March 2012 (4)
 February 2012 (2)
 November 2011 (2)
 August 2011 (5)
 July 2011 (1)
 June 2011 (3)
 May 2011 (3)
Blog Stats
 40,542 hits
Category Archives: Circuit Analysis
Ringing in Step Response
Is it possible to tell the stability of a negativefeedback circuit by just looking at its step response? The answer is yes. In this post, I will try to find the relationship between phase margin and ringing in step response. I … Continue reading
Posted in Analog Design, Circuit Analysis
Tagged Amplitude response, Peaking, Phase margin, Ringing, Step response
Leave a comment
Capacitor as a DiscreteTime Resistor
Prof. Ali has a column called “Circuit Intuitions” in the IEEE SolidState Circuits Magazine. This time he wrote about capacitor as a resistor, which is quite helpful for me to understand this property recognized by James Clerk Maxwell 140 years … Continue reading
A Brief Review On the Orders of PLL
The simplest PLL, as is shown in Fig.1, consists of a phase detector (PD) and a voltage controlled oscillator (VCO). Via a negative feedback loop, the PD compares the phases of OUT and IN, generating an error voltage that varies … Continue reading
Posted in Analog Design, Circuit Analysis
Tagged PLL, PLL phase error, PLL stability
Leave a comment